T1: Tutorial on Hardware Accelerators for DNNs (DNN)
Room: 101A
|
T2: ARCH-SEC: Side and Covert Channnels: Attacks and Defenses (ARCH-SEC)
Room 101B
|
T3: Demystifying Memory Models Across The Computing Stack (MemoryModel)
Room 102B
|
T4: MLBench: A Deep Dive into Deep Learning Benchmarking and Analysis (MLBench)
Room 102C
|
T5: TVM for Fun and Profit: A Deep Dive on the TVM Deep Lerning Compiler Framework (TVM)
Room 104B
|
T6: High Performance Distributed Deep Learning: A Beginnner's Guide (High Perf ML)
Room 104A
|
T7: PyMTL: A Next-Generation Python-Based Framework for Hardware Generation, Simulation, and Verification (PyMTL)
Room 102B
|
T8: Infrastructure and Methodology for SoC and CNN Accelerator Performance and Power Modeling (SoC Infra)
Room 104A
|
T9: Quantum Computing Industry Perspectives: The State of the Art in Quantum Machines and Software (FCRC Quantum)
Room 102A
|
T10: Runtimes in the Cloud (Runtimes)
Room 103A
|
T11: Accelerating Big Data Processing and Associated Deep Learning on Modern Datacenters (Big Data ML)
Room 104A
|
T12: Hardware Accelerators for Training Deep Neural Networks (Training DNNs)
Room 102A
|
T13: OpenPiton + Ariane: The RISC-V Hardware Research Platform (OpenPiton)
Room 103A
|
T14: Methods for Characterization and Analysis of Voltage Margins in Multicore Processors (Voltage Margins)
Room 103B
|